Communication Series P1 UART SPI and I2C in Verilog

Files Included :

1 - Simple UART TX.mp4 (80.11 MB)
MP4
10 - UART 16550 FIFO P4.mp4 (9.11 MB)
MP4
11 - FIFO TB.mp4 (30.1 MB)
MP4
14 - TUART 16550 TX Understanding Oversampling in Baud Generator.mp4 (47.76 MB)
MP4
15 - UART 16550 TX LCR Line Control Register.mp4 (89.98 MB)
MP4
16 - UART 16550 TX Stop bits.mp4 (46.9 MB)
MP4
17 - UART 16550 TX TX Logic.mp4 (49.72 MB)
MP4
18 - UART 16550 TX TX TB.mp4 (44.86 MB)
MP4
2 - Simple UART RX.mp4 (19.55 MB)
MP4
21 - UART 16550 RX RX Logic.mp4 (72.88 MB)
MP4
22 - UART 16550 RX RX TB.mp4 (45.71 MB)
MP4
25 - UART 16550 Registers Overview.mp4 (27.02 MB)
MP4
26 - UART 16550 Registers THR and RBR.mp4 (88.55 MB)
MP4
27 - UART 16550 Registers Divisor Latch.mp4 (40.07 MB)
MP4
28 - UART 16550 Registers FCR and LCR.mp4 (44.15 MB)
MP4
29 - UART 16550 Registers LSR.mp4 (45.72 MB)
MP4
3 - Simple UART TB.mp4 (41.04 MB)
MP4
30 - UART 16550 Registers TB.mp4 (37.12 MB)
MP4
33 - Complete Design.mp4 (12.2 MB)
MP4
34 - TX testbench.mp4 (62.82 MB)
MP4
6 - UART 16550A Overview.mp4 (16.11 MB)
MP4
7 - UART 16550 FIFO P1.mp4 (10.19 MB)
MP4
8 - UART 16550 FIFO P2.mp4 (40.75 MB)
MP4
9 - UART 16550 FIFO P3.mp4 (15.67 MB)
MP4
37 - SPI protocol without different mode.mp4 (22.72 MB)
MP4
38 - SPI Master P1.mp4 (32.26 MB)
MP4
39 - SPI Master P2.mp4 (38.42 MB)
MP4
40 - SPI Master P3.mp4 (22.47 MB)
MP4
42 - SPI Slave P1.mp4 (10.2 MB)
MP4
43 - SPI Slave P2.mp4 (10.49 MB)
MP4
45 - Alternate Implementation.mp4 (23.56 MB)
MP4
47 - Understanding CPOL behavior.mp4 (75.86 MB)
MP4
48 - Implementation.mp4 (26.74 MB)
MP4
50 - Understanding CPHA.mp4 (35.55 MB)
MP4
51 - Understanding SPI Modes with different CPOL and CPHA.mp4 (16.75 MB)
MP4
52 - Working with CPHA Master.mp4 (27.34 MB)
MP4
53 - Master TB.mp4 (17.79 MB)
MP4
55 - Working with CPHA Slave.mp4 (21.36 MB)
MP4
57 - Digilent PMOD DA4 Analog Devices AD5628 Understanding Specifications.mp4 (63.52 MB)
MP4
58 - Digilent PMOD DA4 Analog Devices AD5628 Master Design.mp4 (23.46 MB)
MP4
59 - Digilent PMOD DA4 Analog Devices AD5628 TB.mp4 (14.95 MB)
MP4
62 - Daisy Chain Configuration.mp4 (18.26 MB)
MP4
63 - Master.mp4 (19.74 MB)
MP4
64 - Slave.mp4 (10.93 MB)
MP4
65 - Testbench.mp4 (31.43 MB)
MP4
69 - Overview.mp4 (22.25 MB)
MP4
70 - Understanding I2C Open Drain Interface.mp4 (15.19 MB)
MP4
71 - Start and Stop Conditions.mp4 (16.78 MB)
MP4
72 - I2C Write and Read Transactions.mp4 (28.99 MB)
MP4
73 - I2C Master FSM without Clock Stretch.mp4 (12.91 MB)
MP4
74 - I2C Master without clock stretch.mp4 (184.7 MB)
MP4
75 - Master TB.mp4 (36.85 MB)
MP4
78 - I2C Slave without clock stretch.mp4 (87.6 MB)
MP4
79 - Testbench for top.mp4 (49.34 MB)
MP4
82 - Bit Banging.mp4 (56.29 MB)
MP4
83 - Understanding Clock Stretching.mp4 (20.14 MB)
MP4
84 - Implementation of Master.mp4 (16.37 MB)
MP4
85 - Implementation of Slave.mp4 (26.33 MB)
MP4